

Sunday, July 21, 2019

8:30am-9:30am	REGISTRATIONS		
TRACKS	TRACK 1 Session Chair   Jais Abraham	TRACK 2 Session Chair   Sivanantham	TRACK 3 Session Chair   Venkata Rangam Totakura
HALL NAME	Grand Ball Room	Turret	Royal Ball Room
<p>9:30 am - 11:00 am (15 mins. Break) 11:15 am - 12:45 pm</p>	<p><b>T1: Memory Test and Repair in FinFET Era</b>  Yervant Zorian (Synopsys)</p>	<p><b>T2: Expanding the Validation Coverage continuance from Pre-Silicon to Post-Silicon</b>  Nagabhushan (Intel), Gaurav Verma (NXP), Gupta Ashish (NXP)</p>	<p><b>T3: AI Chip Technologies and Its DFT Methodologies</b>  Yu Huang (Mentor), Rahul Singhal (Mentor), Lee Harrison (Mentor)</p>
12:45pm-1:45pm	LUNCH BREAK		
<p>1:45 pm - 3:15 pm (15 mins. Break) 3:30 pm - 5:00 pm</p>	<p><b>T4: Creation and Selection of Fault Models for Defect Based Testing</b>  Rubin Parekhji (TI), Wilson Pradeep(TI)</p>	<p><b>T5: Challenges and Best Practices on ATE Load Board Design</b>  Gowri Shankar (Tessolve), Jagadish (Tessolve), Srinivasan. C (Tessolve)</p>	<p><b>T6: Practical Hierarchical Test Strategies for SoCs of Today and Tomorrow</b>  Jay Jahangiri (Mentor), Nagesh Tamarapalli (AMD)</p>