

8:00am-9:30am	REGISTRATIONS	
9:15am-9:40am	Inauguration/Welcome   Navin Bishnoi, General Chair, ITC India	
9:40am-9:45am	Special Talk on "ITC 50 Years"   Dr. Yervant Zorian, General Chair, ITC US	
9:45am-10:20am	Keynote 1: "Automotive electronics – the key driver of innovation in quality of test"   Dr. Janusz Rajski, Mentor, a Siemens Business	
10:20am-10:55am	Keynote 2: "Test – the wild west of advanced nodes Discontinuities coming in test development"   Michael Campbell, Qualcomm	
10:55am-11:15am	TEA/COFFEE BREAK SESSION	
SESSIONS	Session 1 - Debug & Diagnosis Session Chair   Pramod Notiyath	Special Session 1 - Defect based Test Session Chair   Arvind Jain
HALL NAME	Grand Ball Room	Royal Ball Room
11:15am-12:45pm	<p><b>1.1 Improved Diagnosis Methodology for Multi-Defect Scenarios in High Compression Scan Based Designs</b> <i>Bharath Nandakumar, Sameer Chillarige, Anil Malik, Atul Chhabra, Wilson Pradeep and Prakash Narayanan</i></p> <p><b>1.2 High Throughput chain diagnosis methodology with minimal failure data collection</b> <i>Anil Malik, Atul Chhabra, Bharath Nandakumar, Sameer Chillarige and Kanika Kanwal</i></p> <p><b>Improving Diagnosis Resolution and Performance at High Compression Ratios (Invited paper)</b> <i>Sameer Chillarige, Atul Chhabra, Anil Malik, Bharath Nandakumar, Joe Swenton, Krishna Chakravadhanula</i></p>	<p><b>S1.1 Defect Location Identification for Cell-Aware Test</b> <i>Santosh S Malagi</i></p> <p><b>S1.2 Utilizing Delta IDDQ to Screen Cell Specific Defects for High Quality and Reliability Applications</b> <i>Ajay Rasquinha</i></p>
12:45pm-1:45pm	LUNCH BREAK	
HALL NAME	Grand Ball Room	
1:45pm-2:15pm	<p><b>Panel Discussion: Functional Safety Test Solution: Requirement or Marketing Buzz</b></p> <p><b>Panelist:</b> <i>Punit Kishore, Nilanjan Mukherjee, Adit Singh, Prasanth V, Amit Agarwal</i></p>	Exhibit/Booth
2:15pm-3:15pm		
3:15pm-3:30pm	TEA/COFFEE BREAK SESSION	
SESSIONS	Session 2 - Test Cost Session Chair   Wilson Pradeep	Special Session 2 - mmWave Test Challenges Session Chair   Abhishek Chaudhary
HALL NAME	Grand Ball Room	Royal Ball Room
3:30pm-5:00pm	<p><b>2.1 Test cost reduction through increase in multi-site testing with reduced scan-out pins</b> <i>Jaidev Shenoy, Kushal Kamal, Kelly Ockunzzi and Virendra Singh</i></p> <p><b>2.2 Demonstration of On-Chip Test Decompression for EDT using Binary Encoded Neural Autoencoders</b> <i>Philemon Daniel, Shaily Singh, Garima Gill, Anshu Singh Gangwar, Bargaje Ganesh Pandurang and Kaushik Chakrabarti</i></p> <p><b>Advanced Techniques for Atspeed Exception Analysis (Invited paper)</b> <i>Omar Sharif Cherukur, Abhishek Bhattacharya, Piyush Ajmire, Gourav Biyani, Kamlesh Bhesaniya and Mahesh Rawal</i></p>	<p><b>S2.1 mmWave challenges in test</b> <i>Prof.Gaurab Banerjee</i></p> <p><b>S2.2 mmWave Test solution</b> <i>Sudhakar Babu</i></p>
5:30pm-6:30pm	Evening Cultural Program	
6:30pm-9:00pm	Banquet Keynote: "Moving Test to the Fast Lane: New paradigm leaves existing test throughput in the dust"   Steve Pateras, Synopsys NETWORKING DINNER	

8:30am-9:30am	REGISTRATIONS	
9:30am-9:45am	Welcome / Day 1 Summary   Navin Bishnoi, General Chair, ITC India	
9:45am-10:20am	Keynote 3: "The Evolving Business Case for DFX"   Kaushik Narayanun, Nvidia	
10:20am-10:55am	Keynote 4: "IC Test – Where the Excitement Never Ends"   Rohit Kapur, Cadence	
10:55am-11:15am	TEA/COFFEE BREAK SESSION	
SESSIONS	Session 3 - Silicon Validation Session Chair   Sathya K	Special Session 3 - Automotive Test Session Chair   Eswar Vadlamani
HALL NAME	Grand Ball Room	Royal Ball Room
11:15am-12:45pm	<p><b>3.1 Leveraging IEEE 1850 Property Specification Language and Mixed-Signal Assertions for Post-silicon Verification of Automotive Power Devices</b> <i>Thomas Nirmaier, Manuel Harrant, Bjoern Eversmann and Georg Pelz</i></p> <p><b>3.2 Applications of test techniques for improving Silicon to Pre-silicon timing correlation</b> <i>Reecha Jajodia, Kevin Zhou, Jaison Kurien, Tezaswi Raja, Manikandan P, Kartik Joshi, Prashant Singh, Vinayak Srinath, Jonathon Colburn and Sarvesh Sharma</i></p> <p><b>3.3 Debug for root causing SNR degradation due to dither in high performance pipeline ADC</b> <i>Himanshu Varshney, Viswanathan Nagarajan and Rajendrakumar Joish</i></p>	<p><b>S3.1 Automotive Test Challenges</b> <i>Prof. Adit Singh</i></p> <p><b>S3.2 Deterministic Stellar BIST for In-System Automotive Test</b> <i>Y. Liu, N. Mukherjee, J. Rajski, S.M. Reddy, J. Tyszer</i></p>
12:45pm-1:45pm	LUNCH BREAK	
SESSIONS	Special Session 4 - ITC ASIA Invited Papers Session Chair   Sameer Chillarige	Special Session - Academia Connect Session Chair   Vineet Srivastava
HALL NAME	Grand Ball Room	Royal Ball Room
1:45pm-3:15pm	<p><b>S4.1 An Empirical Approach to RTL Scan Path Design Focusing on Structural Interpretation in Logic Synthesis</b> <i>Tsuyoshi Iwagaki, Sho Yuasa, Hideyuki Ichihara and Tomoo Inoue</i></p> <p><b>S4.2 Optimization of Cell-Aware ATPG Results by Manipulating Library Cells' Defect Detection Matrices</b> <i>Zhan Gao, Erik Jan Marinissen, Min-Chun Hu, Joseph Swenton, Santosh Malagi, Jos Huisken and Kees Goossens</i></p> <p><b>S4.3 Accurate and Fast Time Testing Technique of Operational Amplifier DC Offset Voltage in <math>\mu</math>V-order by DC-AC Conversion</b> <i>Yuto Sasaki, Kosuke Machida, Riho Aoki, Shogo Katayama, Takayuki Nakatani, Jianlong Wang, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa, Anna Kuwana, Kazumi Hatayama and Haruo Kobayashi</i></p>	<p><b>Academia Connect</b> <b>Moderator: Vineet Srivastava</b></p>
3:15pm-3:30pm	TEA/COFFEE BREAK SESSION	
SESSIONS	Session 4 - Beyond Chip Test Session Chair   Kavitha Shankar	Special Session 5 - Test Challenges Session Chair   Kamlesh Pandey
HALL NAME	Grand Ball Room	Royal Ball Room
3:30pm-5:00pm	<p><b>4.1 Hybrid emulation approach in ISO 26262 compliant unit test process</b> <i>Narendra Varma Alluri, Pradeep Reddy Sykam and Harish Narayanaswamy</i></p> <p><b>4.2 A hierarchical approach to self-test, fault-tolerance and routing security in a Network-on-Chip</b> <i>Ravikumar C.P., Kendaganna Swamy and Uma B.V.</i></p> <p><b>4.3 GPU-HBM SiP Interconnect Link Testing and Repair</b> <i>Amanulla Khan, Himakiran Kodihalli, Thenappan Nachiappan, Sreekar Sreesailam, Seth Chou and Colin Lee</i></p>	<p><b>S5.1 Test Challenges for Low Power SoCs</b> <i>Jais Abraham</i></p> <p><b>S5.2 Server DFT Challenges</b> <i>Nagesh Tamarapalli</i></p>
5:00pm-5:30pm	Closing Ceremony	