Monday, July 22, 2019 8:00am-9:30am REGISTRATIONS 9:15am-9:40am Inauguration/Welcome | Navin Bishnoi, General Chair, ITC India Special Talk on "ITC 50 Years" | Dr. Yervant Zorian, General Chair, ITC US 9:40am-9:45am 9:45am-10:20am Keynote 1: "Automotive electronics - the key driver of innovation in quality of test" | Dr. Janusz Raiski, Mentor, a Siemens Business 10:20am-10:55am Keynote 2: "Test – the wild west of advanced nodes Discontinuities coming in test development" | Michael Campbell, Qualcomm 10:55am-11:15am **TEA/COFFEE BREAK SESSION** Session 1 - Debug & Diagnosis Special Session 1 - Defect based Test **SESSIONS** Session Chair | Pramod Notiyath Session Chair | Arvind Jain

Royal Ball Room

S1.2 Utilizing Delta IDDQ to Screen Cell Specific Defects for High Quality and

Exhibit/Booth

Special Session 2 - mmWave Test Challenges

Session Chair | Abhishek Chaudhary

Royal Ball Room

S1.1 Defect Location Identification for Cell-Aware Test

Santosh S Malagi

Ajay Rasquinha

LUNCH BREAK

TEA/COFFEE BREAK SESSION

Banquet Keynote: "Moving Test to the Fast Lane: New paradigm leaves existing test throughput in the dust" | Steve Pateras, Synopsys

Reliability Applications

S2.1 mmWave challenges in test

S2.2 mmWave Test solution

Prof.Gaurab Banerjee

Sudhakar Babu

Grand Ball Room

1.1 Improved Diagnosis Methodology for Multi-Defect Scenarios in High

Bharath Nandakumar, Sameer Chillarige, Anil Malik, Atul Chhabra, Wilson

1.2 High Throughput chain diagnosis methodology with minimal failure data

Anil Malik, Atul Chhabra, Bharath Nandakumar, Sameer Chillarige and Kanika

Improving Diagnosis Resolution and Performance at High Compression Ratios

Sameer Chillarige, Atul Chhabra, Anil Malik, Bharath Nandakumar, Joe Swenton,

Grand Ball Room

Panel Discussion: Functional Safety Test Solution: Requirement or Marketing

Buzz

Panelist: Punit Kishore, Nilanjan Mukherjee, Adit Singh, Prasanth V, Amit

Aaarwal

Session 2 - Test Cost

Session Chair | Wilson Pradeep

Grand Ball Room

2.1 Test cost reduction through increase in multi-site testing with reduced

Philemon Daniel, Shaily Singh, Garima Gill, Anshu Singh Gangwar, Bargaje

Advanced Techniques for Atspeed Exception Analysis (Invited paper)

Omar Sharif Cherukur, Abhishek Bhattacharya, Piyush Aimire, Gourav Biyani,

Jaidev Shenoy, Kushal Kamal, Kelly Ockunzzi and Virendra Singh

2.2 Demonstration of On-Chip Test Decompression for EDT using Binary

Compression Scan Based Designs

Pradeep and Prakash Naravanan

collection

(Invited paper)

Krishna Chakravadhanula

Encoded Neural Autoencoders

Evening Cultural Program

NETWORKING DINNER

Ganesh Pandurang and Kaushik Chakrabarti

Kamlesh Bhesaniya and Mahesh Rawal

Kanwal

HALL NAME

11:15am-12:45pm

12:45pm-1:45pm

HALL NAME

1:45pm-2:15pm

2:15pm-3:15pm

3:15pm-3:30pm

SESSIONS

HALL NAME

3:30pm-5:00pm

5:30pm-6:30pm

6:30pm-9:00pm

8:30am-9:30am REGISTRATIONS

9:30am-9:45am Welcome / Day 1 Summary | Navin Bishnoi, General Chair, ITC India

9:45am-10:20am Keynote 3: "The Evolving Business Case for DFX" | Kaushik Narayanun, Nvidia

10:20am-10:55am Keynote 4: "IC Test – Where the Excitement Never Ends" | Rohit Kapur, Cadence

10:55am-11:15am TEA/COFFEE BREAK SESSION

SESSIONS Session 3 - Silicon Validation Special Session 3 - Automotive Test

Session Chair | Eswar Vadlamani

Royal Ball Room

Special Session - Academia Connect

Session Chair | Vineet Srivastava

Royal Ball Room

Academia Connect

Moderator: Vineet Srivastava

Special Session 5 - Test Challenges

Session Chair | Kamlesh Pandey
Royal Ball Room

S3.2 Deterministic Stellar BIST for In-System Automotive Test

Y. Liu, N. Mukherjee, J. Rajski, S.M. Reddy, J. Tyszer

S3.1 Automotive Test Challenges

Prof. Adit Sinah

LUNCH BREAK

TEA/COFFEE BREAK SESSION

Jais Abraham

S5.2 Server DFT Challenges

Nagesh Tamarapalli

Session Chair | Sathva K

Grand Ball Room

3.1 Leveraging IEEE 1850 Property Specification Language and Mixed-Signal Assertions for Post-silicon Verification of Automotive Power Devices

Thomas Nirmaier, Manuel Harrant, Bjoern Eversmann and Georg Pelz

3.2 Applications of test techniques for improving Silicon to Pre-silicon timing

Reecha Jajodia, Kevin Zhou, Jaison Kurien, Tezaswi Raja, Manikandan P, Kartik

Joshi, Prashant Singh, Vinayak Srinath, Jonathon Colburn and Sarvesh Sharma

3.3 Debug for root causing SNR degradation due to dither in high performance

Special Session 4 - ITC ASIA Invited Papers

Session Chair | Sameer Chillarige

Grand Ball Room

S4.1 An Empirical Approach to RTL Scan Path Design Focusing on Structural

S4.2 Optimization of Cell-Aware ATPG Results by Manipulating Library Cells'

Zhan Gao, Erik Jan Marinissen, Min-Chun Hu, Joseph Swenton, Santosh Malagi,

S4.3 Accurate and Fast Time Testing Technique of Operational Amplifier DC

Yuto Sasaki, Kosuke Machida, Riho Aoki, Shogo Katayama, Takayuki Nakatani, Jianlong Wang, <mark>Keno Sato</mark>, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa, Anna Kuwana, Kazumi Hatayama and Haruo Kobayashi

Session 4 - Beyond Chip Test

Session Chair | Kavitha Shankar

Grand Ball Room

4.1 Hybrid emulation approach in ISO 26262 compliant unit test process

Narendra Varma Alluri, Pradeep Reddy Sykam and Harish Narayanaswamy

4.2 A hierarchical approach to self-test, fault-tolerance and routing security in \$5.1 Test Challenges for Low Power SoCs

Tsuvoshi Iwagaki, Sho Yuasa, Hidevuki Ichihara and Tomoo Inoue

Himanshu Varshney, Viswanathan Nagarajan and Rajendrakumar Joish

HALL NAME

11:15am-12:45pm

12:45pm-1:45pm

SESSIONS

HALL NAME

1:45pm-3:15pm

3:15pm-3:30pm

SESSIONS

HALL NAME

3:30pm-5:00pm

5:00pm-5:30pm

correlation

pipeline ADC

Interpretation in Logic Synthesis

Defect Detection Matrices

a Network-on-Chip

Closing Ceremony

Jos Huisken and Kees Goossens

Offset Voltage in µV-order by DC-AC Conversion

Ravikumar C.P., Kendaganna Swamy and Uma B.V.

Sreesailam, Seth Chou and Colin Lee

4.3 GPU-HBM SiP Interconnect Link Testing and Repair

Amanulla Khan, Himakiran Kodihalli, Thenappan Nachiappan, Sreekar